[fpga] CW340 board porting
@AlexJones0 is already working on this.
Since Jul 15, 2024.
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
### Description
CW310 will soon be replaced by [CW340](https://github.com/newaetech/cw340-luna-board).
In order to port the CW340 for Opentitan the following tasks must be completed:
- [x] Bitstream:
- [x] Create an FPGA pin map equivalent to `hw/top_earlgrey/data/pins_cw310.xdc`
- [x] Make the referenc es to CW310 generic to cover any board, or add a new target (CW340).
- [x] Opentitantool:
- [x] Load Bitstream: Change opentitanlib to be able to load a bitstream on the CW340 using opentitantool.
- [x] Bootstrap: Change opentitanlib to be able to bootstrap opentitan target to load tests and other binaries.
- [ ] CI integration:
- [x] Define a strategy to support the board on CI.
- [x] integrate boards to CI.
- [x] Run CW340 Tests on CI
- [ ] Run JTAG tests on CI.
- [x] Run Hyperdebug tests on CI.
- [ ] Run BoB tests on CI
- [ ] Documentation:
- [x] Update the [Get started FPGA](https://opentitan.org/book/doc/getting_started/setup_fpga.html) docs to cover CW340.
- [ ] Update the [e2e Tests setup](https://opentitan.org/book/sw/device/silicon_creator/rom/doc/e2e_tests.html) doc.
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.