[hw,csr_utils,dv] Wait for register field to be non-busy before write access
Open
Nobody has claimed this yet.
Component:DV
Earlgrey-PROD Candidate
Priority:P3
Type:Enhancement
Type:FutureRelease
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Description
In the current implementation of csr_wr, there is no option to wait for register/field to be free before calling write method
Update csr_wr with an option to explicitly wait for register to be free.
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Read hw/dv/sv/csr_utils/csr_utils_pkg.sv around lines 145-181, starting with csr_wr and its current arguments and behavior. Check the relevant CSR verification usage, then confirm that the new option explicitly waits for the register or field to become non-busy before write access.
Written by the indexing model from the issue text.
Assessment
- Domain
- embedded-iot, testing-qa
- Issue type
- Feature
- Difficulty
- 3/5
- Estimated time
- 1-2 days
- Activity status
- Stale
- Clarity
- Mostly clear
- Newbie friendliness
- 38/100