[rv_core_ibex] Improve V2(S) pass rates
Open
@GregAC is already working on this.
Since May 8, 2023.
Component:DV
Earlgrey-PROD Candidate
IP:rv_core_ibex
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Description
V2 tests that require fixing to 90% pass rate (passing/total):
- Riscv_debug_branch_jump_test (8/10)
- Riscv_dret_test (1/5)
- Riscv_debug_ebreakmu_test (11/15)
- Riscv_assorted_traps_interrupts_debug_test (4/10)
- Riscv_interrupt_wfi_test (12/15)
- Riscv_pmp_out_of_bounds_test (39/50)
- Riscv_epmp_mmwp_test (14/20)
V2S tests that require fixing to 90% pass rate (passing/total): - Riscv_pc_intg_test (11/15)
- Riscv_mem_intg_error_test (12/15)
Estimate from scoping 3-6d
estimate 24
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.