lowRISC / lowRISC/opentitan

[dv/lc_ctrl] Support coverage for regwen = 1 and writing to locked regs

Open
#18,185 3 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Component:DV Earlgrey-PROD Candidate IP:lc_ctrl Milestone:V3 Priority:P2
Dominant language
SystemVerilog
Stars
3.6k
Forks
1.1k
Avg merge
2d 22h
Merged PRs (30d)
141

Description

Description

The sequence has below scenario:

1). claim the mutex lock
2). write to transition registers and start lc transition.

But in automatic collected functional coverage group, the regwen = 1 is not collected.

I tagged it to V3 because clearly we have the sequence (otherwise we cannot create any lc transition). We just need to update csr mirrored value.

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start with the sequence that claims the mutex lock, writes the transition registers, and starts the life-cycle transition, then trace the automatic functional coverage group and its CSR mirrored value. Done means coverage includes regwen = 1 and writes to locked registers for this existing scenario.

Written by the indexing model from the issue text.

Assessment

Domain
testing-qa
Issue type
Bug
Difficulty
2/5
Estimated time
1-3 hours
Activity status
Stale
Clarity
Mostly clear
Newbie friendliness
42/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.