[DV] Common coverage holes
Open
@weicaiyang is already working on this.
Since Jan 17, 2023.
Component:DV
Earlgrey-PROD Candidate
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Description
I'm working on addressing these 2 common coverage holes, which exist in almost all blocks. Please ignore them for now.
-
toggle coverage in prim_secdec_*
-
condition coverage at this line in *reg_top.u_chk
assign err_o = tl_i.a_valid & (|err | (|data_err)); -
condition coverage at this line in *reg_top.u_reg_if
assign err_internal = addr_align_err | malformed_meta_err | tl_err | instr_error | intg_error;
@jdonjdon @cindychip @matutem @sriyerg
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.