[ci] Rename chip-level tests to top-level tests
Nobody has claimed this yet.
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
There has been a request to change the naming of chip-level tests to top-level tests. This was mentioned at one of the meetings during the week of September 6, but I cannot see any WG minutes with it captured, so it may have been in passing.
There are a number of changes needed as there are references in many places.
Those that come to mind are:
- Reports at https://reports.opentitan.org/hw/top_earlgrey/dv/latest/report.html
- Project view at https://github.com/orgs/lowRISC/projects/13
- New issue template at https://github.com/lowRISC/opentitan/issues/new/choose
- Documentation in general
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start by searching the repository and the listed GitHub surfaces for references to “chip-level tests”: the reports page, project view, new issue template, and general documentation. Update each reference to “top-level tests” and verify that no listed location still uses the old name.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- github
- Domain
- ci-cd, documentation, tooling
- Issue type
- Refactor
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Mostly clear
- Newbie friendliness
- 30/100