[dvsim] enhance computing the sim runtime and wall-clock time for all jobs
Open
Earlgrey-PROD Triaged
Tool:dvsim
Type:Enhancement
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Following issue: https://github.com/lowRISC/opentitan/issues/13756
here are the enhancement:
- [x] Use dvsim default job_runtime if we cannot parse the job_runtime from logfile.
- [x] Update xcelium simulated_time search pattern to make it not UVM printout dependent.
This depends on PR: https://github.com/lowRISC/opentitan/pull/13843
- [ ] Highlight or color code the longest runtimes.
- [ ] Improve dvsim performance by declaring a set instead of a list: https://github.com/lowRISC/opentitan/pull/13793/files#r930364701
Contributor guide
Assessment
This issue has not been assessed yet.