lowRISC / lowRISC/opentitan

[dv,prim_assert] Simplify ASSERT_FPV_LINEAR_FSM

Open
#13,244 0 comments 0 reactions 1 assignee View on GitHub

@matutem is already working on this.

Since Jun 15, 2022.

Earlgrey-PROD Candidate
Dominant language
SystemVerilog
Stars
3.6k
Forks
1.1k
Avg merge
2d 22h
Merged PRs (30d)
141

Description

Recently added some extra condition in this assertion due to reset going inactive prior to clk, and the old assertion (without the added condition) started failing. Try to find some way to code the assertion that is more clear and intuitive.

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.