lowRISC / lowRISC/muntjac

No write operation on ddr

Open
#2 0 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Dominant language
SystemVerilog
Stars
121
Forks
19
PR merge metrics
No merged PRs in 30d

Description

I wrote a C program, and I ran this C program in a simulation environment, generating a waveform file. The function of this C program is to perform calculations on a number and then write it back. However, in the simulation waveform, I did not observe the execution of the write operation on the AXI port of the DDR. I tried many other C programs and observed the same behavior. Moreover, when a large amount of data is written back to the DDR in the program (for example, 32,768 int data), partial data writing back (but not all data) can be observed on the AXI port of the DDR. I wonder what is going on.

Additionally, can this CPU be used as a bare-metal CPU?

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start by reproducing the reported C program in the simulation environment and inspect the AXI DDR waveform for a small write and for 32,768 int writes. Compare the observed transactions with the expected write behavior, then document the cause of missing or partial writes and whether this CPU supports bare-metal use.

Written by the indexing model from the issue text.

Assessment

Tech stack
c
Domain
embedded-iot
Issue type
Bug
Difficulty
5/5
Estimated time
Over a week
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
20/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.