Create Verification plan for top-level
Open
@martin-velay is already working on this.
Since Apr 10, 2026.
- Dominant language
- SystemVerilog
- Stars
- 38
- Forks
- 21
- Avg merge
- 2d 23h
- Merged PRs (30d)
- 14
Description
Write initial verification plan for stage 1.
This vPlan will rely on [DVPlan tool](https://github.com/lowRISC/dvplan).
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.