Trying another example
Nobody has claimed this yet.
- Dominant language
- SystemVerilog
- Stars
- 2.1k
- Forks
- 810
- Avg merge
- 5d 23h
- Merged PRs (30d)
- 9
Description
Observed Behavior
Hello, I wanted to try another example based on ibex_simple_system (specifically hello_test). I added my .c files to the common and hello_test directories—following the existing pattern—and rebuilt everything. The code uses the puts function; in the log file, I can see the output from puts, but I also see an exception. Upon investigating the cause of the exception, I found this:
Could you tell me where this problem might be coming from?
Expected Behavior
Steps to reproduce the issue
My Environment
EDA tool and version:
I used Siemens Questa sim tool. version 2024.2
Operating system:
Version of the Ibex source code:
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Reproduce the ibex_simple_system hello_test example after adding the .c files under common and hello_test, using Siemens Questa 2024.2. Start with the simulator log around the puts output and compare it with the attached waveform images; completion would identify the exception's cause and document or confirm a run without the unexpected exception.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- c
- Domain
- embedded-iot, testing-qa
- Issue type
- Bug
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Quiet
- Clarity
- Needs clarification
- Newbie friendliness
- 38/100