lowRISC / lowRISC/ibex

python flow error: dv/uvm/core_ibex/scripts/riscvdv_interface.py", line 165, in get_tool_cmds raise RuntimeError

Open
#2,095 11 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Type:Question
Dominant language
SystemVerilog
Stars
2.1k
Forks
810
Avg merge
5d 23h
Merged PRs (30d)
9

Description

I am trying to learn ibex verification flow.
After following the instruction correctly, I am facing a runtime error.
I don't know what I am doing wrong.
This is the command I used: make SIMULATOR=questa
Please Help!
I saw a similar problem in here: https://github.com/lowRISC/ibex/issues/1826
TIA

```
Build metadata already exists, not recreating from scratch.
Building RTL testbench
Parameters in riscvdv command not substituted!
Parameters : ['']
Command : vlog
-64
-f /home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/ibex_dv.f
-sv
-mfcu -cuname design_cuname
+define+UVM_REGEX_NO_DPI
+define+UVM
-timescale \"1 ns / 1 ps \"
-writetoplevels /home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/out/build/tb/top.list
-l /home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/out/build/tb/
+define+IBEX_CFG_RV32M=ibex_pkg::RV32MSingleCycle +define+IBEX_CFG_RV32B=ibex_pkg::RV32BOTEarlGrey +define+IBEX_CFG_RegFile=ibex_pkg::RegFileFF

Traceback (most recent call last):
File "/home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/scripts/compile_tb.py", line 110, in
sys.exit(_main())
File "/home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/scripts/compile_tb.py", line 87, in _main
md.tb_build_cmds = riscvdv_interface.get_tool_cmds(
File "/home/siddek/.local/lib/python3.10/site-packages/typeguard/__init__.py", line 1033, in wrapper
retval = func(*args, **kwargs)
File "/home/siddek/work/cosimibex/ibex_new/ibex/dv/uvm/core_ibex/scripts/riscvdv_interface.py", line 165, in get_tool_cmds
raise RuntimeError
RuntimeError
make[1]: *** [scripts/ibex_sim.mk:42: out/metadata/tb.compile.stamp] Error 1
make: *** [Makefile:66: run] Error 2
```

## My Environment

**EDA tool and version:**
Questa Sim-64 2021,4
Latest Spike RISC-V ISA Simulator 1.1.1-dev from ibex
Latest Prebuild riscv tollchain version 10.2.0
Latest RISCV-DV 71666ebacd69266b1abb7cdbad5e1897ce5884e6

**Operating system:**
Distributor ID: Ubuntu
Description: Ubuntu 22.04.3 LTS
Release: 22.04

**Version of the Ibex source code:**
97c0a7231a39f1be13f04bb37529d95e126f3f43

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start with dv/uvm/core_ibex/scripts/compile_tb.py and riscvdv_interface.py, especially get_tool_cmds at line 165, then review the Questa command output showing the unresolved parameter. Reproduce with make SIMULATOR=questa using the reported Ibex and RISCV-DV revisions. Done means the flow no longer raises RuntimeError and the testbench compiles.

Written by the indexing model from the issue text.

Assessment

Tech stack
python
Domain
testing-qa
Issue type
Bug
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
25/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.