Migrate all remaining test sequences to use cosim
Open
@hcallahan-lowrisc is already working on this.
Since Oct 10, 2022.
Component:Test
Component:TestFW
Priority:P2
- Dominant language
- SystemVerilog
- Stars
- 2.1k
- Forks
- 810
- Avg merge
- 5d 23h
- Merged PRs (30d)
- 9
Description
Figure out what needs to be done with e.g. the self-checking interrupt sequences now that we're using cosimulation. Do it!
estimate 32
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.