lowRISC / lowRISC/ibex

[dv] riscv_pmp_out_of_bounds_test fails with sim mismatch

Open
#1,375 1 comment 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Component:DV Type:Bug
Dominant language
SystemVerilog
Stars
2.1k
Forks
810
Avg merge
5d 23h
Merged PRs (30d)
9

Description

  • Seed: 2031
  • ibex revision: 93a76b390081b6b3b6cea2671c469f9293b998f2
  • test: riscv_pmp_out_of_bounds_test (one iteration)
2021-06-03T07:41:56.6319853Z riscv_pmp_out_of_bounds_test.22
2021-06-03T07:41:56.6320251Z -------------------------------
2021-06-03T07:41:56.6320757Z Test binary: out/seed-2031/instr_gen/asm_test/riscv_pmp_out_of_bounds_test_22.o
2021-06-03T07:41:56.6321529Z sim log: out/seed-2031/rtl_sim/riscv_pmp_out_of_bounds_test.22/sim.log
2021-06-03T07:41:56.6322150Z ibex : out/seed-2031/rtl_sim/riscv_pmp_out_of_bounds_test.22/trace_core_00000000.csv
2021-06-03T07:41:56.6322723Z spike : out/seed-2031/instr_gen/spike_sim/riscv_pmp_out_of_bounds_test.22.csv
2021-06-03T07:41:56.6323065Z Mismatch[1]:
2021-06-03T07:41:56.6323387Z ibex[13133] : pc[8000e0a4] srai	x7,x30,0x2: t2:fffffefe 
2021-06-03T07:41:56.6324054Z spike[13133] : pc[ffffffff80001780] addi    a3, a3, -124: a3:80032dc4 
2021-06-03T07:41:56.6324472Z Mismatch[2]:
2021-06-03T07:41:56.6324947Z ibex[13134] : pc[8000e0b2] lw	x22,1484(x2): s6:00010048 
2021-06-03T07:41:56.6325402Z spike[13134] : pc[ffffffff800017f0] csrr    t4, mepc: t4:8000e08c 
2021-06-03T07:41:56.6325749Z Mismatch[3]:
2021-06-03T07:41:56.6326068Z ibex[13135] : pc[8000e0b6] or	x23,x23,x7: s7:fffffeff 
2021-06-03T07:41:56.6326453Z spike[13135] : pc[ffffffff800017f4] csrr    t4, mcause: t4:00000007 
2021-06-03T07:41:56.6326791Z Mismatch[4]:
2021-06-03T07:41:56.6327330Z ibex[13136] : pc[8000e0ba] lbu	x1,-926(x2): ra:000000ff 
2021-06-03T07:41:56.6327758Z spike[13136] : pc[ffffffff800017f8] c.li    a6, 3: a6:00000003 
2021-06-03T07:41:56.6328170Z Mismatch[5]:
2021-06-03T07:41:56.6328489Z ibex[13137] : pc[8000e0be] c.xor	x9,x14: s1:01000424 
2021-06-03T07:41:56.6328878Z spike[13137] : pc[ffffffff80001802] c.li    a6, 8: a6:00000008 
2021-06-03T07:41:56.6329227Z 271651 instructions left in trace spike
2021-06-03T07:41:56.6329526Z [FAILED]: 12041 matched, 288774 mismatch

https://dev.azure.com/lowrisc/lowrisc-private/_build/results?buildId=42835&view=results

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start with riscv_pmp_out_of_bounds_test and the referenced rtl_sim and spike_sim trace outputs for seed 2031. Compare the first Ibex/Spike mismatch and inspect the simulation setup around that test. Done means the test iteration produces matching traces without the reported mismatch.

Written by the indexing model from the issue text.

Assessment

Domain
embedded-iot, testing-qa
Issue type
Bug
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
25/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.