[Component:DV] running directed c/asm tests
Nobody has claimed this yet.
- Dominant language
- SystemVerilog
- Stars
- 2.1k
- Forks
- 810
- Avg merge
- 5d 23h
- Merged PRs (30d)
- 9
Description
Is there a way to run directed tests with the ibex dv environment?
I noticed that riscv-dv `run.py` allows for [directed tests](https://htmlpreview.github.io/?https://github.com/google/riscv-dv/blob/master/docs/build/singlehtml/index.html#run-directed-assembly-c-tests) to be ran with the ISS directly (runs gcc compile/iss directly).
It looks like the `ibex/dv/uvm/core_ibex/Makefile` does not support directed test arguments, same goes for `ibex/dv/uvm/core_ibex/sim.py`, which require test and testlist to be provided. Is there an easy way to hack the `sim.py` args to run a directed binary? Are there any plans to potentially support directed tests in the ibex flow?
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start by reading ibex/dv/uvm/core_ibex/Makefile and ibex/dv/uvm/core_ibex/sim.py, then compare their arguments with the riscv-dv directed-test documentation linked in the issue. Determine the intended support for directed C or assembly tests and identify how completion would be verified in the Ibex DV flow.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- c
- Domain
- testing-qa
- Issue type
- Feature
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 30/100