Capability to disable timestamp in output verilog

### Motivation

I want to be able to correlate my input ROHD and output Verilog and track changes. The timestamp clutters up my diff.

### Desired solution

An option on generateSynth to disable timestamp or header entirely.

### Alternatives considered

_No response_

### Additional details

_No response_