Create a utility that can convert SystemVerilog modules into ROHD

## Motivation
There is a lot of legacy SystemVerilog code. ROHD offers a lot of benefits, not all of which are entirely realized purely through cosimulation.

## Desired solution
Something that can parse a SystemVerilog design and generate ROHD code from it. If it can get to 100%, that would be ideal, because then it could be used in an automated flow. Otherwise, if it can get most of the way there, it's at least something people can use to get started.

## Additional details
Here's some links to parsers that might be helpful:
https://github.com/alainmarcel/Surelog
https://github.com/google/verible

There's also CIRCT, which would be nice to leverage.