intel / intel/rohd-hcl

Trace errors due to forgotten addInput can be detected only upon instantiation in a Module not a test

Open
#136 1 comment 1 reaction 0 assignees View on GitHub
bug
Dominant language
Dart
Stars
115
Forks
39
Avg merge
1d 13h
Merged PRs (30d)
1

Description

### Describe the bug

Creating a component, instantiating in a directed test, and testing will NOT uncover a forgotten addInput.

Yet, instantiating that component in another module does uncover trace errors.

For the HCL, it would be good if we can eliminate this source of errors that show up late.

### To Reproduce

Create a simple component, but don't use addInput for one of the inputs (or delete the addInput for an existing component -- in one case it was an optional input that was driven).

then instantiate that component in a simple wrapper module and drive with a similar test. You will see a connectivity trace error.

### Expected behavior

We expect trace errors show up during basic directed tests which are required of most component.s

### Actual behavior

We see trace errors show up only when the component is used and this is typically a forgotten addInput.

### Additional: Dart SDK info

_No response_

### Additional: pubspec.yaml

_No response_

### Additional: Context

A possible solution is to create a wrap routine that instantiates a module by mirroring its ports. This would be enough to catch trace errors due to forgotten addInput routines.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.