intel / intel/rohd-cosim

Add testing for 0-width input and output ports

Open
#9 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
Dart
Stars
29
Forks
6
PR merge metrics
No merged PRs in 30d

Description

Testing for 0-width ports it blocked pending https://github.com/intel/rohd/issues/57.

Some code for testing it is already started in cosim_test.dart.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.