Add a test covering scenarios with multiple SV simulator ticks per timestamp

There can be situations where the SystemVerilog simulator needs to tick multiple times within one timestamp of the ROHD simulator. This scenario probably already happens, but it would be good to have some explicit testing to make sure it is as robust as possible.