Add testing that SV `#` delays are properly handled

A `#` delay in the SystemVerilog simulator can result in signals changing at intermediate times between ticks and not edge triggered by any signal driven by ROHD Cosim. We should add better testing that these scenarios still function correctly.

The issue names no files or existing test entry points. Start by locating the current simulator and co-simulation tests, then add coverage for SystemVerilog # delays that change signals between ticks without an ROHD Cosim-driven edge. Done means those intermediate-time changes are observed and the relevant tests pass.

Written by the indexing model from the issue text.