intel / intel/llvm

[SYCL-MLIR][DetectReduction] Add loop versioning

Open
#9,214 1 comment 0 reactions 1 assignee Claimed by @whitneywhtsang View on GitHub
enhancement sycl-mlir
Dominant language
LLVM
Stars
1.5k
Forks
854
Avg merge
3d 17h
Merged PRs (30d)
137

Description

Add loop versioning to DetectReduction for SYCl-Bench covariance.
Discussion in https://github.com/intel/llvm/pull/9187#issuecomment-1521796175.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.