intel / intel/hyperscan

Question: Would hyperscan benefit from stacked SRAM cache ?

Open
#414 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
C++
Stars
5.5k
Forks
816
Avg merge
4d 21h
Merged PRs (30d)
2

Description

Would hyperscan benefit from additional stacked SRAM ? or is fast L2 cache more important, all else beein the same, ie coure count, freq etc.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.