hackerspace-ntnu / hackerspace-ntnu/6502-macroprocessor
Instruction register and predecode
Open
schematic
- Dominant language
- JavaScript
- Stars
- 5
- Forks
- 0
- PR merge metrics
- No merged PRs in 30d
Description
Module for the instruction register and predecode part of the processor.
NOTE
- These two modules are two different blocks on the schematic by Breaknes - the reason for their combination here is for simplicity; their functionality are intertwined, to an extent that they may as well be the same module.
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.