add RISC-V based simulation for DSLX examples
Open
☂️ umbrella
jit
- Dominant language
- C++
- Stars
- 1.9k
- Forks
- 283
- Avg merge
- 2d 10h
- Merged PRs (30d)
- 135
Description
It would be nice to show interfacing of a RISC-V simulator with the XLS JIT to demonstrate fast simulation from firmware of a DSLX examples (like #994 or #995).
Contributor guide
Assessment
This issue has not been assessed yet.