Support more than one stage when fuzzing a proc with a non-blocking receive

Currently, when fuzzing a proc with a non-blocking receive, the maximum pipeline stage is one. The latter ensures proper validation of the verilog output with other stages in the proc. To enhance the coverage, the pipeline stages should not be limited to one.