Test the 'reset_asynchronous' flag in codegen in the fuzzer
Open
fuzz
simulator
- Dominant language
- C++
- Stars
- 1.9k
- Forks
- 283
- Avg merge
- 2d 10h
- Merged PRs (30d)
- 135
Description
Currently, the fuzzer randomly selects the value for the 'reset_asynchronous' flag when generating the Verilog. Although it provides some validation that verilog can generate different polarity for reset types, there is no manner of testing its functionality.
Contributor guide
Assessment
This issue has not been assessed yet.