Support array types for gate operation

A gate operation was recently added to the IR for power optimizations. It enables combinational gating of a data path. Currently only bits and tuple types are supported because these are represented as flat bit vectors in verilog. Add support for arrays. This may be easier when arrays are represented as packed arrays (https://github.com/google/xls/issues/320)