Use generate for array operations in Verilog

In verilog assignment to arrays is done element-by-element. This can result in very verbose code for large arrays. Some array operations could be emitted more succinctly using a generate statement.