Run generated verilog through verilog formatter

Verible verilog formatter would probably do the trick:

https://google.github.io/verible/verilog_format.html

Likely invocation:

verible-verilog-format /tmp/foo.v --try_wrap_long_lines