Consider `line output in generated verilog

While xls already generated a mapping of DSLX to verilog lines as part of the VerilogLineMap proto (xls/codegen/verilog_line_map.proto), it may be useful to summarize that information and embed that into the generated verilog file using the `line construct for compatibility with third-party tools.