Improve generation of vector instructions

Currently, we only compile for base X86. It would be good to also have instructions from newer ISA extensions like AVX512 in the corpus. This will require some changes in the data collection methodology. Particularly, we need to add additional lowerings enabling specific target features so that we can enable the creation of blocks containing these instructions.