Add support for riscv64?
Open
enhancement
- Dominant language
- C++
- Stars
- 2.6k
- Forks
- 309
- Avg merge
- 6d 58m
- Merged PRs (30d)
- 2
Description
Hi,
Do we have a plan to support riscv64?
I am willing to do it but maybe need your help.
I am stuck on how to define RiscvFeatures struct:
```
cat /proc/cpuinfo
processor : 0
hart : 2
isa : rv64imafdc
mmu : sv39
uarch : sifive,bullet0
processor : 1
hart : 1
isa : rv64imafdc
mmu : sv39
uarch : sifive,bullet0
processor : 2
hart : 3
isa : rv64imafdc
mmu : sv39
uarch : sifive,bullet0
processor : 3
hart : 4
isa : rv64imafdc
mmu : sv39
uarch : sifive,bullet0
```
I have a real riscv64 hardware by hand:)
Contributor guide
Assessment
This issue has not been assessed yet.