google / google/android-riscv64
Support vector regalloc for RISC-V backend in ART
Open
- Dominant language
- No language data
- Stars
- 254
- Forks
- 20
- PR merge metrics
- No merged PRs in 30d
Description
Vector register allocation is already implemented for x86_64 and ARM64, but RISC-V currently lacks support. Adding this will be the step towards enabling efficient use of RISC-V vector registers
Contributor guide
Assessment
This issue has not been assessed yet.