google / google/CFU-Playground
Non-deterministic synthesis behavior
Open
- Dominant language
- Verilog
- Stars
- 565
- Forks
- 160
- PR merge metrics
- No merged PRs in 30d
Description
We are seeing that the yosys output of logic synthesis is not consistent from run to run. Two designs that are exactly the same can have different logic cell resource consumption from run to run.
Contributor guide
Assessment
This issue has not been assessed yet.