Allow target architecture primitive sim models in Verilator simulation

Currently our HPS gateware contains mapped instantiation of DSP primitives that can't currently be inferred. The gateware also contains a generic non-mapped equivalent for use with simulation.

We _should_ be able to use the mapped gateware by including the correct target architecture sim model file in the simulation. This would remove the need to keep and maintain the generic gateware version.