google / google/CFU-Playground

Upstream third_party/python/pythondata_cpu_vexriscv

Open
#309 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
Verilog
Stars
565
Forks
160
No merged PRs in 30d

Description

Upstream this submodule from tcal-x to litex-hub, and update submodule reference.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.