Verilog rules in prelude

Hey! I've been working on some hardware dev in Buck2 over the last several months and have built up a set of Verilog rules + rules for associated tools like Verilator. I'm not entirely sure of the process of adding things to the prelude, but I'd be interested in contributing these if there's interest.