f4pga / f4pga/prjuray

Bitread Architecture Error Message

Open
#25 1 comment 0 reactions 0 assignees View on GitHub
Dominant language
SystemVerilog
Stars
84
Forks
18
PR merge metrics
No merged PRs in 30d

Description

Currently when using the bitread tool, the architecture defaults to the 7 series. When a bitstream is given of a different architecture such as Ultra Scale, this is the error messgae:

`Part file not found or invalid`

Perhaps the message could be changed to show that the architecture could also be the reason of the error. Or maybe a separate error message when the architecture is incorrect but the part is actually recognized? I don't know how hard that would be, or how resource intensive that would be.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.