XIPHY clock routing bits missing
Open
- Dominant language
- SystemVerilog
- Stars
- 84
- Forks
- 18
- PR merge metrics
- No merged PRs in 30d
Description
The data for RCLK_XIPHY_OUTER_RIGHT is missing the bits for the pips that select the clocks going out to the XIPHYs:
This isn't a massive blocker at the moment as the CMT should probably be a bigger priority, but just making sure this isn't forgotten.
Contributor guide
Assessment
This issue has not been assessed yet.