1/2/4/9/18 bit BRAM modes missing
Open
- Dominant language
- SystemVerilog
- Stars
- 84
- Forks
- 18
- PR merge metrics
- No merged PRs in 30d
Description
Looks like the 1/2/4/9/18 bit BRAM width options are missing in the database. I can only see bits to enable the 36/72 bit SDP modes.
Contributor guide
Assessment
This issue has not been assessed yet.