Add zu7ev part?
Open
- Dominant language
- SystemVerilog
- Stars
- 84
- Forks
- 18
- PR merge metrics
- No merged PRs in 30d
Description
I, and I suspect quite a few others out there too, am currently using a zcu104 for UltraScale+ testing which is 7ev based. This board was one of the easiest to get hold of UltraScale+ boards for a while.
Although the 3eg is a better device to start with due to its smaller size being easier to grapple with, it would be nice to have a 7ev database being built sooner rather than later. As well as just rerunning the tilegrid/tileconn stuff, it's also notable that it uses CMT_L rather than CMT_RIGHT, HPIO_L rather than HPIO_RIGHT, etc so some re-running of fuzzers would be needed too.
Contributor guide
Assessment
This issue has not been assessed yet.