Add support EDIF to Verilog to Routing
Open
project-verilog-to-routing
type-coding
- Dominant language
- No language data
- Stars
- 86
- Forks
- 9
- PR merge metrics
- No merged PRs in 30d
Description
Currently Verilog to Routing only support BLIF. BLIF has a whole bunch of limitations, like not supporting names for objects (only nets). No support for parameters, etc.
It would be good to have support EDIF in VPR as an alternative to BLIF.
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.