Avoid checking License for generated sources

Adding a generated Verilog (or other) source is currently not possible if the license check is being used.

There should be a way to skip the check for generated files or, alternatively, add the possibility to add an escape line to bypass the check for a given file.