SPI fails on STM32L0
Open
- Dominant language
- C
- Stars
- 891
- Forks
- 381
- Avg merge
- 2d 7h
- Merged PRs (30d)
- 14
Description
Running SPI at hundreds of KHz or higher rates on STM32L0 with default clock looses the first one or two bytes of communication. Some debugging of this indicates the issue is related to the time taking to enable SPI through the SPI_SS interrupt.
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.