acmpesuecc / acmpesuecc/aes-128-sysverilog-riscv
Testbench required for s_box.sv
Offen
Bounty: 50
documentation
enhancement
- Vorherrschende Sprache
- SystemVerilog
- Sterne
- 1
- Forks
- 2
- PR-Merge-Kennzahlen
- Keine gemergten PRs in 30 T.
Beschreibung
# Description
Add a testbench for `s_box.sv` to validate it's functionality. Please refer to [this](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench) for a tutorial on writing a testbench.
# Notes:
- You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.
Beitragsleitfaden
Bewertung
Dieses Issue wurde noch nicht bewertet.