acmpesuecc / acmpesuecc/aes-128-sysverilog-riscv
Testbench required for round.sv
Open
Bounty: 25
documentation
enhancement
- Dominant language
- SystemVerilog
- Stars
- 1
- Forks
- 2
- PR merge metrics
- No merged PRs in 30d
Description
# Description
Add a testbench for `round.sv` to validate it's functionality. Please refer to [this](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench) for a tutorial on writing a testbench.
# Notes:
- You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.
Contributor guide
Assessment
This issue has not been assessed yet.