abs-tudelft / abs-tudelft/fletcher

Mismatch between bus address width and addresses passed through vhdmmio

未关闭
#243 0 条评论 0 个 reaction 已指派 0 人 在 GitHub 查看
bug fletchgen
主要语言
VHDL
星标
235
派生
30
PR 合并指标
30 天内没有已合并 PR

描述

Bus address width is a generic on the top-levels, but it's not a generic for the widths of output registers for vhdmmio (understandibly).

The easiest way to fix this would be to remove the generic from the top-level and only allow it to be set through the command-line parameters of Fletchgen.

Another way to fix it would be to resize it before it enters the corresponding ACCM instance at the nucleus level, but it would be a bit obscure, since the generated vhdmmio docs won't convey the limited number of bits used to represent addresses.

贡献指南

打开贡献指南

评估

这个 Issue 还没有评估数据。

把新 issue 发到你的邮箱

精选适合新手参与的 GitHub issue 摘要。