Xilinx / Xilinx/embeddedsw

Issues with portSET_INTERRUPT_MASK_FROM_ISR for cortex R5

Open
#369 1 comment 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Dominant language
HTML
Stars
1.2k
Forks
1.1k
PR merge metrics
No merged PRs in 30d

Description

After updating our application for CortexR5 to SDT workflow with 2025.2 we experienced issues with FreeRTOS. It turned out that interrupt mask from ISR (portSET_INTERRUPT_MASK_FROM_ISR) is not properly defined for CortexR5:

https://github.com/Xilinx/embeddedsw/blob/1bb19ac1ab06ab322ba4340bed372f93ca612a18/ThirdParty/bsp/freertos10_xilinx/src/freertos10_xilinx.cmake#L464

Issue could be fixed by adding this to freertos10_xilinx.cmake for CortexR5:

set(SET_INT_MASK_FROM_ISR "#define portSET_INTERRUPT_MASK_FROM_ISR() ulPortSetInterruptMask()")

Contributor guide

No contributing guide indexed for this repository

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start in ThirdParty/bsp/freertos10_xilinx/src/freertos10_xilinx.cmake around line 464 and inspect how the Cortex R5 interrupt-mask definition is configured. Confirm the Cortex R5 configuration includes portSET_INTERRUPT_MASK_FROM_ISR and verify the generated FreeRTOS setup uses that definition.

Written by the indexing model from the issue text.

Assessment

Tech stack
cmake
Domain
embedded-iot
Issue type
Bug
Difficulty
1/5
Estimated time
Under an hour
Activity status
Stale
Clarity
Clearly specified
Newbie friendliness
52/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.