Xilinx / Xilinx/Vitis-HLS-Introductory-Examples
RTL blackbox flow
Nobody has claimed this yet.
- Dominant language
- ReScript
- Stars
- 810
- Forks
- 188
- PR merge metrics
- No merged PRs in 30d
Description
Misc/rtl_as_blackbox/
I follow this flow for simulation, and everything is good.
However, when I try to move it to HW, I get the following error
Can we have an end-to-end example of RTL black-box flow to deploy on HW? Or can anybody tell me how to solve it?
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start with Misc/rtl_as_blackbox/ and review the two attached error screenshots to identify where the simulation-to-hardware flow diverges. Document an end-to-end hardware deployment path for the RTL black-box example, or record the concrete resolution for the reported error; completion should be verifiable by deploying the example on hardware.
Written by the indexing model from the issue text.
Assessment
- Domain
- embedded-iot
- Issue type
- Documentation
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100